

# CMOS 8K x 8 ZEROPOWER SRAM

- INTEGRATED ULTRA LOW POWER SRAM, POWER-FAIL CONTROL CIRCUIT and BATTERY
- MICROPROCESSOR POWER-ON RESET (Valid all the way to V<sub>CC</sub> = V<sub>SS</sub>)
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- CHOICE of TWO WRITE PROTECT VOLTAGES:
  - $M48Z59: 4.5V \le V_{PFD} \le 4.75V$
  - $M48Z59Y: 4.2V \le VPFD \le 4.5V$
- SELF CONTAINED BATTERY in the CAPHAT DIP PACKAGE
- SMALL OUTLINE PACKAGE PROVIDES DIRECT CONNECTION for a SNAPHAT HOUSING CONTAINING the BATTERY
- SNAPHAT HOUSING (BATTERY) REPLACEABLE
- PIN and FUNCTION COMPATIBLE with JEDEC STANDARD 8K x 8 SRAMs

## **DESCRIPTION**

The M48Z59 ZEROPOWER® RAM is an 8K x 8 non-volatile static RAM that integrates power-fail deselect circuitry and battery control logic on a single die. The monolithic chip is available in two special packages to provide a highly integrated battery backed-up memory solution.

**Table 1. Signal Names** 

A0-A12	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
RST	Power Fail Reset Ouput (Open Drain)
E1	Chip Enable 1
E2	Chip Enable 2
G	Output Enable
W	Write Enable
Vcc	Supply Voltage
V <sub>SS</sub>	Ground





Figure 1. Logic Diagram



July 1995 1/14

Figure 2A. DIP Pin Connections





Figure 2B. SO Pin Connections



**Table 2. Absolute Maximum Ratings** 

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	0 to 70	°C
T <sub>STG</sub>	Storage Temperature (V <sub>CC</sub> Off)	-40 to 85	°C
V <sub>IO</sub>	Input or Output Voltages	–0.3 to 7	V
Vcc	Supply Voltage	-0.3 to 7	V
lo	Output Current	20	mA
P <sub>D</sub>	Power Dissipation	1	W

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum ratings conditions for extended periods of time may affect reliability.

\*\*CAUTION: Negative undershoots below -0.3 volts are not allowed on any pin while in the Battery Back-up mode.\*\*

Table 3. Operating Modes (1)


Mode	V <sub>CC</sub>	E1	E2	G	w	DQ0-DQ7	Power
Deselect		V <sub>IH</sub>	Х	Х	Х	High Z	Standby
Deselect	4.75V to 5.5V	Х	V <sub>IL</sub>	Х	Х	High Z	Standby
Write	or 4.5V to 5.5V	VIL	V <sub>IH</sub>	Х	V <sub>IL</sub>	D <sub>IN</sub>	Active
Read	4.00 10 0.00	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	Active
Read		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High Z	Active
Deselect	$V_{SO}$ to $V_{PFD}$ (min) $^{(2)}$	Х	Х	Х	Х	High Z	CMOS Standby
Deselect	≤ V <sub>SO</sub>	Х	Х	Х	Х	High Z	Battery Back-up Mode

Note: 1. X = V<sub>IH</sub> or V<sub>IL</sub>

2. See Table 6 for details.



Figure 3. Block Diagram



# **DESCRIPTION** (cont'd)

The M48Z59 is a non-volatile pin and function equivalent to any JEDEC standard 8K x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special write timing or limitations on the number of writes that can be performed.

The 28 pin 600mil DIP CAPHAT™ houses the M48Z59 silicon with a long life lithium button cell in a single package.

The 28 pin 330mil SO provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT™ housing containing the battery. The unique design allows the SNAPHAT battery package to be mounted on top of the SO package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion.

The SO and battery packages are shipped separately in plastic anti-static tubes. The SO package is also available to ship in Tape & Reel form.

# **AC MEASUREMENT CONDITIONS**

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 4. AC Testing Load Circuit




Table 4. Capacitance (1, 2)  $(T_A = 25 \, ^{\circ}C)$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
Cin	Input Capacitance	$V_{IN} = 0V$		10	pF
C <sub>IO</sub> (3)	Input / Output Capacitance	V <sub>OUT</sub> = 0V		10	pF

Notes: 1. Effective capacitance measured with power supply at 5V.

2. Sampled only, not 100% tested.

3. Outputs deselected

**Table 5. DC Characteristics** ( $T_A = 0$  to  $70^{\circ}$ C;  $V_{CC} = 4.75$ V to 5.5V or 4.5V to 5.5V)

Symbol	Parameter	Test Condition	Min	Max	Unit
I <sub>LI</sub> <sup>(1)</sup>	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μΑ
I <sub>LO</sub> <sup>(1)</sup>	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		±5	μΑ
Icc	Supply Current	Outputs open		50	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	E1 = V <sub>IH</sub> , E2 = V <sub>IL</sub>		3	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E1} = V_{CC} - 0.2V,$ $E2 = V_{SS} + 0.2V$		3	mA
V <sub>IL</sub>	Input Low Voltage		-0.3	0.8	V
ViH	Input High Voltage		2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output Low Voltage	loL = 2.1mA		0.4	V
VOL	Output Low Voltage (RST) (2)	I <sub>OL</sub> = 10mA		0.4	V
VoH	Output High Voltage	I <sub>OH</sub> = -1mA	2.4		V

Notes: 1. Outputs Deselected.

Table 6. Power Down/Up Trip Points DC Characteristics (1)  $(T_A = 0 \text{ to } 70^{\circ}\text{C})$ 

Symbol	Parameter	Min	Тур	Max	Unit
$V_{PFD}$	Power-fail Deselect Voltage (M48Z59)	4.5	4.6	4.75	V
$V_{PFD}$	Power-fail Deselect Voltage (M48Z59Y)	4.2	4.35	4.5	V
$V_{SO}$	Battery Back-up Switchover Voltage		3.0		V
t <sub>DR</sub> (2)	Expected Data Retention Time	10			YEARS

Notes: 1. All voltages referenced to V<sub>SS</sub>.

# **DESCRIPTION** (cont'd)

For the 28 lead SO, the battery package (i.e. SNAPHAT) part number is "M4Z28-BR00SH1".

A power-on reset output provides a reset pulse to the microprocessor. The reset pulls low (open drain) an power-down and remains low on power-up for 40ms to 200ms after  $V_{\rm CC}$  passes  $V_{\rm PFD}$ . The M48Z59 also has its own Power-fail Detect circuit.

The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low  $V_{CC}.$  As  $V_{CC}$  falls below approximately 3V, the control circuitry connects the battery which maintains data until valid power returns.

<sup>2.</sup> The RST pin is Open Drain.

<sup>2. @ 25 °</sup>C.


Table 7. Power Down/Up Mode AC Characteristics ( $T_A = 0 \text{ to } 70^{\circ}\text{C}$ )

Symbol	Parameter	Min	Max	Unit
t <sub>PD</sub>	$\overline{E1}$ or $\overline{W}$ at $V_IH$ or $E2$ at $V_IL$ before Power Down	0		μs
t <sub>F</sub> <sup>(1)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> Fall Time	300		μs
t <sub>FB</sub> (2)	V <sub>PFD</sub> (min) to V <sub>SO</sub> V <sub>CC</sub> Fall Time	10		μs
t <sub>R</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> Rise Time	10		μs
t <sub>RB</sub>	V <sub>SO</sub> to V <sub>PFD</sub> (min) V <sub>CC</sub> Rise Time	1		μs
t <sub>REC</sub>	V <sub>PFD</sub> (max) to RST High	40	200	ms

Notes: 1. V<sub>PFD</sub> (max) to V<sub>PFD</sub> (min) fall time of less than t<sub>F</sub> may result in deselection/write protection not occurring until 200 μs after V<sub>CC</sub> passes V<sub>PFD</sub> (min).

2. V<sub>PFD</sub> (min) to V<sub>SO</sub> fall time of less than t<sub>FB</sub> may cause corruption of RAM data.

Figure 5. Power Down/Up Mode AC Waveforms




**Table 8. Read Mode AC Characteristics** 

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$ 

		M48Z5	M48Z59 / 59Y -70		
Symbol	Parameter	-7			
		Min Max			
t <sub>AVAV</sub>	Read Cycle Time	70		ns	
t <sub>AVQV</sub> (1)	Address Valid to Output Valid		70	ns	
t <sub>E1LQV</sub> (1)	Chip Enable 1 Low to Output Valid		70	ns	
t <sub>E2HQV</sub> (1)	Chip Enable 2 High to Output Valid		70	ns	
t <sub>GLQV</sub> (1)	Output Enable Low to Output Valid		35	ns	
t <sub>E1LQX</sub> (2)	Chip Enable 1 Low to Output Transition	5		ns	
t <sub>E2HQX</sub> (2)	Chip Enable 2 High to Output Transition	5		ns	
t <sub>GLQX</sub> (2)	Output Enable Low to Output Transition	5		ns	
t <sub>E1HQZ</sub> (2)	Chip Enable 1 High to Output Hi-Z		25	ns	
t <sub>E2LQZ</sub> (2)	Chip Enable 2 Low to Output Hi-Z		25	ns	
t <sub>GHQZ</sub> (2)	Output Enable High to Output Hi-Z		25	ns	
t <sub>AXQX</sub> (1)	Address Transition to Output Transition	10		ns	

Notes: 1. C<sub>L</sub> = 100pF (see Figure 4). 2. C<sub>L</sub> = 5pF (see Figure 4).

Figure 6. Read Mode AC Waveforms



**Note:** Write Enable  $(\overline{W})$  = High.

**Table 9. Write Mode AC Characteristics** 

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$ 

		M48Z5	M48Z59 / 59Y		
Symbol	Parameter	-	-70		
		Min	Max		
$t_{AVAV}$	Write Cycle Time	70		ns	
t <sub>AVWL</sub>	Address Valid to Write Enable Low	0		ns	
t <sub>AVE1L</sub>	Address Valid to Chip Enable 1 Low	0		ns	
t <sub>AVE2</sub> H	Address Valid to Chip Enable 2 High	0		ns	
tww	Write Enable Pulse Width	50		ns	
t <sub>E1LE1H</sub>	Chip Enable 1 Low to Chip Enable 1 High	55		ns	
t <sub>E2HE2L</sub>	Chip Enable 2 High to Chip Enable 2 Low	55		ns	
twhax	Write Enable High to Address Transition	0	0		
t <sub>E1HAX</sub>	Chip Enable 1 High to Address Transition	0		ns	
t <sub>E2LAX</sub>	Chip Enable 2 Low to Address Transition	0		ns	
t <sub>DVWH</sub>	Input Valid to Write Enable High	30		ns	
t <sub>DVE1H</sub>	Input Valid to Chip Enable 1 High	30		ns	
t <sub>DVE2L</sub>	Input Valid to Chip Enable 2 Low	30		ns	
t <sub>WHDX</sub>	Write Enable High to Input Transition	5		ns	
t <sub>E1HDX</sub>	Chip Enable 1 High to Input Transition	5		ns	
t <sub>E2LDX</sub>	Chip Enable 2 Low to Input Transition	5		ns	
t <sub>WLQZ</sub> (1, 2)	Write Enable Low to Output Hi-Z		25	ns	
tavwh	Address Valid to Write Enable High	60		ns	
t <sub>AVE1H</sub>	Address Valid to Chip Enable 1 High	60		ns	
t <sub>AVE2L</sub>	Address Valid to Chip Enable 2 Low	60		ns	
t <sub>WHQX</sub> (1, 2)	Write Enable High to Output Transition	5		ns	

Notes: 1. C<sub>L</sub> = 5pF (see Figure 4).

2. If E1 goes low or E2 high simultaneously with W going low, the outputs remain in the high impedance state.





Figure 7. Write Enable Controlled, Write AC Waveforms

Figure 8. Chip Enable Controlled, Write AC Waveforms



#### **READ MODE**

The M48Z59 is in the Read Mode whenever  $\overline{W}$  (Write Enable) is high,  $\overline{E1}$  (Chip Enable 1) is low, and E2 (Chip Enable 2) is high. Valid data will be available at the Data I/O pins within  $t_{AVQV}$  (Address Access Time) after the last address input signal is stable, providing that the  $\overline{E1}$ , E2, and  $\overline{G}$  access times are also satisfied. If the  $\overline{E1}$ , E2 and  $\overline{G}$  access times are not met, valid data will be available after the latter of the Chip Enable Access Times ( $t_{E1LQV}$ ) or  $t_{E2HQV}$ ) or Output Enable Access Time ( $t_{GLQV}$ ).

The state of the eight three-state Data I/O signals is controlled by  $\overline{E1}$ , E2 and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ . If the Address Inputs are changed while  $\overline{E1}$ , E2 and  $\overline{G}$  remain active, output data will remain valid for  $t_{AVQX}$  (Output Data Hold Time) but will go indeterminate until the next Address Access.

## **WRITE MODE**

The M48Z59 is in the Write Mode whenever  $\overline{W}$  and E1 are low and E2 is high. The start of a write is referenced from the latter occurring falling edge of W or E1, or the rising edge of E2. A write is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E1}$ , or the falling edge of E2. The addresses must be held valid throughout the cycle.  $\overline{E1}$  or  $\overline{W}$  must return high or E2 low for minimum of te1HAX or te2LAX from Chip Enable or tWHAX from Write Enable prior to the initiation of another read or write cycle. Data-in must be valid t<sub>DVWH</sub> prior to the end of write and remain valid for twhdx afterward. G should be kept high during write cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E1}$  and  $\overline{G}$  and a high on E2, a low on  $\overline{W}$  will disable the outputs  $t_{WLQZ}$  after  $\overline{W}$  falls.

#### **DATA RETENTION MODE**

With valid  $V_{CC}$  applied, the M48Z59 operates as a conventional BYTEWIDE<sup>TM</sup> static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when  $V_{CC}$  falls within the  $V_{PFD}(max)$ ,  $V_{PFD}(min)$  window. All outputs become high impedance, and all inputs are treated as "don't care."


**Note:** A power failure during a write cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below  $V_{PFD}(min)$ , the user can be assured the memory will be in a write protected state, provided the  $V_{CC}$  fall time is not less than  $t_F$ . The M48Z59 may respond to transient noise spikes on  $V_{CC}$  that reach into the deselect window during the time the device is sampling  $V_{CC}$ . Therefore, decoupling of the power supply lines is recommended.

When  $V_{CC}$  drops below  $V_{SO}$ , the control circuit switches power to the internal battery which preserves data. The internal button cell will maintain data in the M48Z59 for an accumulated period of at least 10 years when  $V_{CC}$  is less than  $V_{SO}$ . As system power returns and  $V_{CC}$  rises above  $V_{SO}$ , the battery is disconnected, and the power supply is switched to external  $V_{CC}$ . Write protection continues for  $t_{REC}$  until  $V_{CC}$  reaches  $V_{PFD}$ (min). E1 should be kept high or E2 low as  $V_{CC}$  rises past  $V_{PFD}$ (min) to prevent inadvertent write cycles prior to processor stabilization. Normal RAM operation can resume  $t_{REC}$  after  $V_{CC}$  exceeds  $V_{PFD}$ (max).

# **POWER-ON RESET**

The M48Z59 continuously monitors  $V_{CC}$ . When  $V_{CC}$  falls to the power fail detect trip point, the  $\overline{RST}$  pulls low (open drain) and remains low on power-up for 40ms to 200ms after  $V_{CC}$  passes  $V_{PFD}$ . A 1k $\Omega$  resistor is recommended in order to control the rise-time. The reset pulse remains active with  $V_{CC}$  at Vss.

# **ORDERING INFORMATION SCHEME**



Note: 59\* CAPHAT package only.

The SO and battery packages are shipped separately in plastic anti-static tubes. The SO package is also available to ship in Tape & Reel form. For the 28 lead SO, the battery package (i.e. SNAPHAT) part number is "M4Z28-BR00SH1".


For a list of available options (Supply Voltage, Speed, Package, etc...) refer to the current Memory Shortform catalogue.

For further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.

PCDIP28 - 28 pin Plastic DIP, battery CAPHAT

Symb		mm		inches		
- Symb	Тур	Min	Max	Тур	Typ Min	
А		8.89	9.65		0.350	0.380
A1		0.38	0.76		0.015	0.030
A2		8.38	8.89		0.330	0.350
В		0.38	0.53		0.015	0.021
B1		1.14	1.78		0.045	0.070
С		0.20	0.31		0.008	0.012
D		39.37	39.88		1.550	1.570
Е		17.83	18.34		0.702	0.722
e1		2.29	2.79		0.090	0.110
e3		29.72	36.32		1.170	1.430
eA		15.24	16.00		0.600	0.630
L		3.05	3.81		0.120	0.150
N		28			28	

PCDIP28




Drawing is not to scale

SOH28 - 28 lead Plastic Small Outline, battery SNAPHAT

Symb		mm		inches		
Cyllid	Тур	Min	Max	Тур	Min	Max
А			3.05			0.120
A1		0.05	0.36		0.002	0.014
A2		2.34	2.69		0.092	0.106
В		0.36	0.51		0.014	0.020
С		0.15	0.32		0.006	0.012
D		17.71	18.49		0.697	0.728
Е		8.23	8.89		0.324	0.350
е	1.27	_	_	0.050	_	_
eB		3.20	3.61		0.126	0.142
Н		11.51	12.70		0.453	0.500
L		0.41	1.27		0.016	0.050
α		0°	8°		0°	8°
N		28		28		
СР			0.10			0.004

SOH28




Drawing is not to scale

SH28 - SNAPHAT Housing for 28 lead Plastic Small Outline

Symb	mm			inches		
Syllib	Тур	Min	Мах	Тур	Min	Max
Α			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
А3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

SH28



Drawing is not to scale

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

 $\ensuremath{\texttt{©}}$  1995 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

